14:52EDA Tools Tutorial Series - Part 6: Formality SynopsysDesign with Manish1.4K viewsView & Download
16:03Logic Equivalence Check | Synopsys Formality Tutorial | RTL-to-GDSII flow | LEC CheckTeam VLSI20.2K viewsView & Download
1:40EDA (Electronic Design Automation) Explained in 90 Seconds | SynopsysSynopsys72.9K viewsView & Download
14:51EDA Tools Tutorial Series - Part 7: IC Compiler SynopsysDesign with Manish946 viewsView & Download
14:51EDA Tools Tutorial Series: Part 8 - PrimeTime (STA & Power Analysis)Design with Manish4.5K viewsView & Download
3:08Formality ECO: Targeted Synthesis Technology Delivers up to 10X Faster TAT | SynopsysSynopsys697 viewsView & Download
21:25RTL Design & Simulation | Synopsys VCS Tutorial | Functional verification of RTLTeam VLSI27.9K viewsView & Download
18:27RTL to GDSII flow | Basic terminology used in the ASIC flow | Various EDA toolsTeam VLSI41.4K viewsView & Download
14:19EDA Tools Tutorial Series - Part 3: Design Vision for RTL SynthesisDesign with Manish856 viewsView & Download
19:54The Semiconductor Design Software Duopoly: Cadence & SynopsysAsianometry123.7K viewsView & Download
5:16Casual is the New Formal – Assessing Formal Verification Completion (Part 6) | SynopsysSynopsys281 viewsView & Download