1:48Smarter Hierarchical Signoff with HyperScale 2nd Generation | SynopsysSynopsys1.6K viewsView & Download
2:10In-design Electrical Reporting Process for Samsung Foundry Advanced Nodes | SynopsysSynopsys295 viewsView & Download
3:10Mastering Multi-Die Signoff with PrimeTime for Advanced Innovation | SynopsysSynopsys521 viewsView & Download
3:25Applications Designed for Established and Emerging Nodes | SynopsysSynopsys157 viewsView & Download
2:55How to run Quick Layout-Versus-Layout (LVL) using IC Validator | SynopsysSynopsys399 viewsView & Download
2:33Insights on Extraction for Custom Design & Advanced Nodes | SynopsysSynopsys304 viewsView & Download
12:59Faster Analog Design Closure with Early Parasitic Analysis Flow - Part 2 | SynopsysSynopsys951 viewsView & Download
2:00Smarter System-on-Chip Signoff with Multiply Instantiated Module Support | SynopsysSynopsys616 viewsView & Download
1:22Smarter Late-Stage Signoff with PrimeTime’s Freeze Silicon ECO | SynopsysSynopsys482 viewsView & Download
1:36In-Design Simulation - Partial Layout Extraction with Signoff Tools at Samsung Foundry | SynopsysSynopsys354 viewsView & Download
7:47Signoff Quality Early Electrical Analysis using Synopsys Custom Design Platform | SynopsysSynopsys423 viewsView & Download
3:49Enabling USB 2.0 in Advanced Process Nodes Using DesignWare eUSB2 IP | SynopsysSynopsys911 viewsView & Download
3:14Smarter Parasitic Extraction for Faster Multi-corner Turnaround Time | SynopsysSynopsys2.2K viewsView & Download
