7:51Using Verdi for Design Understanding - Connectivity Tracing and FSM Extraction in Verdi | SynopsysSynopsys20.3K viewsView & Download
3:53Using Verdi for Design Understanding - Driver/Load Tracing in Verdi | SynopsysSynopsys17.0K viewsView & Download
2:36How to run Layout-Versus-Schematic (LVS) using IC Validator interactively | SynopsysSynopsys2.8K viewsView & Download
9:30SaberRD Training Video 2: Schematic Capture and Parts Library -- SynopsysEE Journal20.7K viewsView & Download
6:39Visually-Assisted Automation: Partial Layout Extraction | SynopsysSynopsys776 viewsView & Download
7:07Synopsys PowerReplay Solution - Introduction and Demo | SynopsysSynopsys2.3K viewsView & Download
3:50Learn how to use the net trace utility to debug LVS results | SynopsysSynopsys832 viewsView & Download
4:29Using Verdi for Design Understanding - Tracing Between Two Points in a Gate-level Design | SynopsysSynopsys31.6K viewsView & Download
0:56Alternative method to create Nets in the schematicSiemens Electronic Systems Design & Manufacturing1.8K viewsView & Download
2:30How to run Layout-Versus-Schematic (LVS) using IC Validator tool | SynopsysSynopsys5.7K viewsView & Download