6:19Advanced Interactive Debug with Verdi – Reverse Debug | SynopsysSynopsys12.3K viewsView & Download
2:11Transaction Level Debug with SystemVerilog VMM & VerdiSrinivasan Venkataramanan3.2K viewsView & Download
5:10Using Verdi for Design Understanding - Loading a Design in Verdi | SynopsysSynopsys19.6K viewsView & Download
3:53Using Verdi for Design Understanding - Driver/Load Tracing in Verdi | SynopsysSynopsys16.9K viewsView & Download
5:52Using Verdi for Design Understanding - Searching in Verdi | SynopsysSynopsys22.5K viewsView & Download
4:29Using Verdi for Design Understanding - Tracing Between Two Points in a Gate-level Design | SynopsysSynopsys31.4K viewsView & Download
7:51Using Verdi for Design Understanding - Connectivity Tracing and FSM Extraction in Verdi | SynopsysSynopsys20.2K viewsView & Download
3:14Debugging Complex PCIe Issues using Synopsys VIP and Verdi Transaction Debug | SynopsysSynopsys977 viewsView & Download