6:14Verilog code for OR gate in Xilinx, Verilog basics, OR gate, Xilinx TutorialECE Engineering Prof Raju1.2K viewsView & Download
8:50Xilinx ISE Design Suite 14.7 Simulation Tutorial || VHDL Code for AND GateLets Learn153.5K viewsView & Download
8:46Verilog code for Ex-Or gate in Xilinx,Verilog basics, Ex-Or gate,Xilinx Tutorial,How to design ex-orECE Engineering Prof Raju262 viewsView & Download
4:18How to Create an OR Gate in Xilinx ISE | VHDL FPGA Tutorial for BeginnersPrathamesh Bhosale158 viewsView & Download
7:39or gate verilog code | or gate | verilog code | verilog hdl | vlsi | xilinx | data flow modellingMaharshi Sanand Yadav T907 viewsView & Download
16:29XILINX VIVADO- AND Gate Simulation in Vivado Verilog Logic Design Tutorial (Series Ep.1)M Classes730 viewsView & Download
20:04AND, OR, gates Implementation with VIVADO Verilog BASYS3Dr.mussaab ALSHBIB5.3K viewsView & Download
27:32Xilinx ISE_Test Bench of Basic Logic Gates - Verilog Test Fixture TutorialErn Est193 viewsView & Download