1:40EDA (Electronic Design Automation) Explained in 90 Seconds | SynopsysSynopsys72.8K viewsView & Download
24:04From RTL to Gates 🚀 | Synopsys DC Shell Synthesis Flow | Industry-Level Demolearn with SANJUMANI121 viewsView & Download
2:51Rapid & Efficient Designs using ARChitect Configuration Tool for ARC Processors | SynopsysSynopsys468 viewsView & Download
11:16Logic Synthesis of RTL | Synopsys Design Compiler | Synopsys DC | dc_shell | DC TutorialTeam VLSI42.1K viewsView & Download
2:53CCD Everywhere throughout the RTL-to-GDSII Design Flow with Synopsys’ Fusion Compiler | SynopsysSynopsys3.6K viewsView & Download
16:07[Engineer Notes] How to make your RTL simulation look better with a simple trick.EliteTian Recht192 viewsView & Download
14:34PD Topic #4: Gate-Level Synthesis Stages | Setup, Reading RTL & GTECH Conversion ExplainedChip Design with Rashid1.7K viewsView & Download
2:44Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF ArchitectEE Journal26.2K viewsView & Download
6:38Logic Synthesis | RTL to Gate-Level Netlist | Inputs, Tools & Outputs | The Silicon Sandbox The Silicon Sandbox406 viewsView & Download
1:06:0728 January 2025 AI/ML Role in RTL Design GenerationOpen Research Institute Inc.580 viewsView & Download