18:50VLSI Lab, Part A, Digital Design, Basic Gates Simulation and SynthesisStudy at Home17.6K viewsView & Download
41:16Implementation of All Logic Gates using MUX | Inverter & Buffer using Logic Gates | Digital LogicVLSI Simplified186 viewsView & Download
2:57Computing Fundamentals Tutor Logic Gates 07: BufferDan's Game Dev Channel1.3K viewsView & Download
10:32T1 | Basic Gates (DSD LAB) | VLSI HUB for Electronics & Communication EngineeringVLSI HUB320 viewsView & Download
4:5417ECL77 VLSI LAB - LOGIC GATES - CHAYA B M, S MANJUNATHACHARI, HARSHITHA PD, SVIT, VTUManjunatha Chari S297 viewsView & Download
19:44Cadence Virtuoso tool for the design of CMOS inverter | Cadence tutorial | DC & Transient AnalysisExplore Electronics201.5K viewsView & Download
49:29Digital Logic Gates from Transistors, AND, NAND, OR, NOR, XOR, XNOR, Buffer, and InverterGlobal Science Network215.3K viewsView & Download